Further resources

• SystemVerilog language reference manual is the standard document that specifies Systemverilog. Refer to this manual if you want to know what a SystemVerilog keyword means.

  The standard is paywalled, however IEEE provides also a free access through the Get Program.